Regviz

NXP Semiconductors /LPC18xx /USART0 /HDEN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as HDEN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC18xx/USART0/HDEN#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DISABLED)HDEN 0RESERVED

HDEN=DISABLED

Description

Half-duplex enable Register

Fields

HDEN

Half-duplex mode enable

0 (DISABLED): Disabled. Disable half-duplex mode.

1 (ENABLED): Enabled. Enable half-duplex mode.
RESERVED

Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data